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[57] ABSTRACT
A device for the measurement of heart rate in which
the interval between two succeeding heart beats is
measured by counting cycles from a fixed frequency
source occurring between the two beats and heart rate
is computed during the interval between the next two
beats by counting the number of times that the inter-
val count must be counted to zero in order to equal a
total count of 60 times (to convert to beats per min-
ute) the frequency of the fixed frequency source.
5 Claims, 2 Drawing Figures
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DIGITAL COMPUTING CARDIOTACHOMETER
 DESCRIPTION OF THE PREFERRED
ORIGIN OF THE INVENTION EMBODIMENT
The invention described herein was made by employ- Referring to the drawings, cardiotachometer 10 is
ees of the United States and may be manufactured and 5 functionally divided into five circuits as follows: clock
used by or for the Government of the United States of oscillator 12, input trigger and phase select circuit 14,
America for Governmental purposes without the pay- heat beat interval measurement counter 16, heart rate
ment of any royalties thereon or therefor. computer 18 and storage and display circuit 20. As an
BACKGROUND OF THF INVFNTION 3'd '" followinB the si8nal flow 'hrough »his system theBACKGROUND OF THE INVENTION
 |Q waveforms on connecting leads and in the text are ref-
This invention relates to rate measurement devices or erenced by the letter references, in parenthesis, em-
tachometers and particularly to a tachometer for very ployed in FIG. 2.
accurately measuring heart rate on a substantially in- Clock oscillator 12 includes, in series, I megacycle
stantaneous basis. crystal oscillator 22, divide-by-2 divider 24 and divide-
GENERAL DESCRIPTION OF THE PRIOR ART 15 ^p™*^ Cardiotachometer 10 may be divided
Heretofore the electrical measurement of the rate of into two reoccurring phases of operation, heart beat in-
occurrence of reoccuring events such as heart rate has terval measurement and heart rate computation. The
generally included the process of developing a pulse of first of these occurs in counter 16 and the second in
constant width and amplitude for each occurrence of 20 computer 18. During heart beat interval measurement,
an event and then the pulses so obtained used to charge the interval 28 between a first heart beat 30 (A) and a
a capacitor connected in a relatively long time constant second heart beat pulse 32 is registered by gating 2.5
circuit. The resulting voltage on the capacitor thus var- KHz pulses (D) from clock oscillator circuit 12 into
ies with the number of pulses applied to the capacitor counter 16. In the heart rate computation phase, and
within a predetermined time and thus there is devel- 25 during the interval 34 between second heart beat pulse
oped a voltage which may be measured to give an indi- 32 and third heart beat pulse 36 heart rate computer 18
cation of an average rate of occurrence of the pulses converts the binary count accumulated in counter 18
and thus the rate of occurrence of of the events. Alter- into heart rate information, which is stored and dis-
nate approaches have involved digital techniques of played by storage and display circuit 20.
counting heart beats for a predetermined period of 30 Phase one of operation is initiated as phase select
time and then multiplying the count by the reciprocal flip-flop 38 is switched to a set condition by a first input
of the fraction of the minute of the count. Both of these heartbeat pulse 30 (A) as follows. A signal source 40
approaches generally require that the sampling of heart such as a cardiac electrode is coupled to trigger input
beats be for a significant fraction of a minute in order T of oneshot multivibrator 42. Set output So (B) of one
to achieve substantial accuracy. While this limitation is 35 shot 42 is coupled to clock input C of flip-flop 38. Set
not always significant there are many instances where output So (C) of flip-flop 38 provides a positive output
it is desirable to determine on essentially a count-by- pulse 44 (C) to enable input 46 of NAND gate 48.
count basis the rate in beats per minute of heart beat. Reset output Ro(E) inhibits input 50 of NAND gate 52
,, ~ ~,.^ . ,^ ™~.. and input INH of flip-flop 54 in order to inhibit the op-
SUMMARY OF THE INVENTION 40
 eration
P
 of „,„„,, J ,8.%^ output of divide-by-200
Accordingly, it is an object of this invention to pro- divider 26 is coupled to input 56 of NAND gate 48 hav-
vide an improved rate measurement system capable of ing its output coupled to input 58 of 12 stage binary
essentially instantaneous measurements of heart rate counter 16.
and at the same time preserve substantial accuracy. Phase 1 of operation is concluded and phase 2, or
These and other objects, features and advantages are compute phase, is initiated when the second heartbeat
accomplished in the invention which encompasses an pulse 32 (A) triggers one shot 42. Set output So(B) of
electronic system which: one, employs a first counter one shot 42 clocks phase select flip-flop 38 to a reset
to measure the interval of time between two succeeding state. Set output So(C) applies a zero inhibit to input
heart beats by counting pulses of a fixed frequency dur- 46 of NAND gate 48. Reset output Ro(E) enables
ing this interval; two, during the next interval between input 50 of NAND gate 52 and enables clock input C
pulses, tranfers the accumulated count into a second of flip-flop 54 thus enabling operation of heart rate
counter and a down counter, repeatedly, each time that compute circuitry 18.
the down counter reaches a zero count and continues Heart rate computer 18 includes 12 stage down
until the second counter reaches a count equal to 60 counter 60, 21 stage 150,000 count counter 62 and as-
times the frequency of the pulse input to the first sociated computer control circuitry 64, to sequentially
counter; and three, then by counting in a third counter shift, through gate circuit 66, the number held in
the number of times that the down counter is counted counter 16 into down counter 60, then count it down
to zero in order to provide a full count in the second to zero at a 500 KHz rate, while simultaneously increas-
counter a heart rate is provided as the count of the ,. ing the count in counter 62 by the same number of
third counter. All of this occurs during the two intervals counts until counter 62 reaches <a_cqunt_pf 150,000.
between three succeeding heart beats. The logic sequence just described divides the number
BR.EF DOOiniON OF THE DRAW.NGS
FIG. 1 is an electrical block diagram of an embodi-
 6J beats to heart rate in beats per minute. To illustrate, as-
ment of the invention. sume X time in seconds elapses between sequential
FIG. 2 consists of a series of waveforms illustrative of heart beats. Then 601 X = number of times this interval
the operation of the invention. would occur during 60 seconds or one minute. Since
3,773,038
3 4 _ '
time in seconds is represented by a number of pulses at counter 62, counter 16 and counter 116, respectively.
2.5 KHz rate then in 60 seconds or one minute there Reset output Ro(S) of flip-flop 124 is coupled to input
would have occurred 60 X 2,500 or 150,000 pulses. 138 of N AND gate 110 to reset flip-flop 54 and halt the
Thus assuming an elapsed time of one second between compute cycle. The following clock pulse 140 resets
sequential heartbeats, the heart rate would be (60 x 5 flip-flop 124.
2500)/2,500 or 60 beats per minute. Heart rate information is displayed by storage and
Counter 16 is strobed into down counter 60 by con: display circuitry 20 which comprises three decade
trol circuitry 64 interconnected as follows. Reset out- heart rate counter 116 gating circuit 126, heart rate
put Ro(F) of one shot 42 is coupled to input 68 of storage register 142 and decode and display circuit
NAND gate 70, having output 72 coupled to clock 10 144. Heart rate counter 116 includes three B.C.D.
input C of flip-flop 74. Upon the occurrence of second counters, internally connected to count a conventional
heartbeat pulse 32, flip-flop 74 is reset by an outpout B.C.D. count. B.C.D. outputs 146, 148 and 150 are
of NAND gate 70. Reset output Ro(G) of flip-flop 74 coupled through gate 126 to inputs 152, 154 and 156,
enables clock input C of flip-flop 76, coupled to the respectively, of storage register 142. B.C.D. outputs
output (H) of divide-by-2 divider 24, a source of 500 15
 158> ,60 and 162 from storage register 142 are in turn
KC clocks pulses (H). As a result the next 500 KC connected to respective inputs 164,166 and 168 of de-
clock pulse 78(H) resets flip-flop 76 and set output
 code and dispiay circuit 144, where they are decoded
So(I) falls to zero, inhibiting input 80 of NAND gate
 and displayed, in the form of a three digit decimal num-
70, as reset output Ro(J) rises to a positive level, en-
 ber by conventional readout devices such as nixie
abling clock input C of flip-flop 54 and input 82 of 20
 tubes etc
NAND gate 52. Since a third input 84 of NAND gate Manual reset is accomplished by manual reset switch
52 is coupled to the output of divide-by-2 divider 24,
 s, Manual reset switch s, includes movabie contact
the next clock pulse 86 is fed from the output of NAND
 Tj connected to reset input RI of flip.flop 12n, with
gate 52 to the control input of gate 66 and thus strobes
 normall closed contact TZ ^  connected through RI
information now held in counter 16 into down counter 25
 tQ five ^ normall contact T
«S ™°? aPPr°pnat* interconnecting hnes 88 and
 connected to tem d 170.
90. The trailing edge 92(H) of clock pulse 86 Simulta-
neously clocks flip-flop 76 to a set condition. Set out- SYSTEM OPERATION
put So(I) resets flip-flop 74 through input 72 of NAND
 Assume ^ cardiotachometer ,0 has been ener.
gate 70 Reset output Ro(J) inhibits NAND gate 52 30 ^ ^ ^^
 reset ^ .^ ^ ^ ^
and clocks Hip-flop 54 to a set condition Set output *ted esta,ish ft A m . inkfau reset\n
So(L) of fl,p-flop 54 enables input 94 of NAND gate
 othef d ^ ^ ^ *tead state
96, having a second input 98 coupled to the output of .. . ° ,^ ., ' , r . r . .J .
.... . - .. ., -. condition after the occurrence of one heart beat pulse.
TU . » rKiA» .T iA . n ^ r x n x - i j» i "55 Next assume that at some arbitrary time TO a first heartThe output of NAND gate 96(M) is coupled to paral- •" . , „, . . . . '.- _ ° .
lei inputs 100 and 102 of down counter 60 and counter beat P"lse 30(A) tnggers one shot 42. Complementary
62, respectively, and thus down counter 60 is counted outP* £?*» "* «* 176 occur]at «? and ^  ^
down at a 500 KHz rate as counter 62 is stepped up at P"* S°<B> and Ro(F) respectively. The trailing edge
the same rate. As down counter 60 reaches a zero 178 of Pu'se 174 sets Pj"8" <*lecl ^ top 38, in.Uat.ng
count, zero detect gate 104 is enabled. The output (N) 40 Phase ' of operation. The position or true signal (C) at
of zero detect gate 104 is coupled to inputs 106 and set outPut So of fllP-fl°P 8 *nables NAND Bate 48'and
108 of NAND gates 110 and 112, respectively, having thus 8ates 2-5 K"2 Pulses (D> from outPut of divide-by-
outputs coupled, respectively, to inputs CL of flip-flops 200 divider 26 into heartbeat interval counter 16.
54 and 74. Thus each time down counter 60 reaches a Reset outPut Ro<E> of fllP-fl°P 38 dr°Ps to zero volts
count of zero, flip-flops 54 and 74 are reset to again 45 aPP'V'ng a zero inhibit voltage to input 50 of NAND
strobe the number held in counter 16 into down 8ate 52' ™d inhibit inPut INH of "'P-Oop 54, within
counter 60 and repeat the sequence as described compute circuit 18.
above. The output of zero detect gate 104 is also cou- The '^''"8 ed8e 18° of complementary pulse
pled to input 114 of three decade heart rate counter 176<F) simultaneously resets flip-flop 74 through inut
116 and each time down counter 60 reaches a count of 50 68 of NAND gate 70. Reset output Ro(G) enables
zero, one count is stored in counter 116. This compute clock input C of flip-flop 76. The first recurrent 500
sequence continues until counter 62 reaches a full KC clock pulse 182(H) resets flip-flop 76 and a second
count of 150,000 enabling end of operationjateJ18. clock pulse 184 again sets flip-flop 76. Flip-flop 74 is
The output of end of operation gate Tl8 is coupled returned to a set condition through input 80 of NAND
to inhibit input INH of flip-flop 120. At a count of gate 70 as flip-flop 74 is set. Although compute circuit
150,000, the output of gate 118(O) removes zero in- 18 is inhibited from further activity by reset output
hibit INH from clock input C of flip-flop 120, coupled Ro(E) of flip-flop 38, the recycling of flip-flops 74 and
to the output of divide-by-2 divider 24. The next sue- 76, described above, assures that flip-flops 74 and 76
cessive 500 KHz clock pulse 122 sets flip-flop 120. Set are in the proper condition for normal operation. As
output So(P) of flip-flop 20 removes the inhibit condi- the second heartbeat 32( A) occurs at T,, one shot 42
tion from clock input C of flip-flop 124. Reset output is again triggered, producing a positive pulse 186 at set
Ro(Q) of flip-flop 120 provides a strobe pulse (Q) to output So(B) and a negative going pulse 188 at reset
the control input of strobe gate 126 of storage and dis- output Ro(F). The trailing edge 190 of pulse 186 resets
play circuit 20. The trailing edge 128 of the next clock „ flip-flop 38. Set output So(C) of flip-flop 38 inhibits
pulse 130 resets flip-flop 120 and sets flip-flop 124. Set NAND gate 48, to stop the flow of 2.5 KHz pulses to
output So(R) of flip-flop 124 performs.system reset, heartbeat interval counter 16. Reset output Ro(E) of
being coupled to reset inputs 132, 134 and 136 of flip-flop 38 enables input 50 of NAND gate 52 and re-
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moves zero inhibit from clock input C of flip-flop 54,
to enable operation of compute circuit 18.
Phase 2 or the computation phase of operation is ini-
tiated as the trailing edge 192 of reset output Ro(F)
pulse 188 of one shot 42, resets flip-flop 74 through
input 68 of NAND gate 70. Reset output Ro(G) of flip-
flop 74 removes inhibit from clock input C of flip-flop
76. At T2 trailing edge 194 of the next succeeding clock
pulse 78(H) resets flip-flop 76. Reset output Ro(J) of
flip-flop 76 enables input 82 of NAND gate 52 as a pos-
itive level is applied to clock input C of flip-flop 54. Set
output So(I) drops to a zero level to inhibit input 80 of
NAND gate 74. Since inputs 50 and 82 of NAND gate
52 are now enabled by respective reset outputs Ro(E)
of flip-flop 38 and Ro(J) of flip-flop 76, at T3 the next
500 KC clock pulse 86(H) is gated through input 84 of
NAND gate 52 as a strobe pulse 196(K) to gate circuit
66. A quantity equal to the number of 2.5 KHz pulses
(D) contained in counter 16 is strobed into down
counter 60. The trailing edge 92 of clock pulse 86 si-
multaneously sets flip-flop 76. Set output So(I) goes
positive, returning flip-flop 74 to a set condition
through input 80 of NAND gate 70, thus inhibiting
clock input C of flip-flop 76 through reset output
Ro(G). Reset output Ro(J) goes false inhibiting input
82 of NAND gate 52 and clocking flip-flop 54 to a set
state. Set output So(J) of flip-flop 54 enables NAND
gate 96, gating 500 KHz clock pulses (H) into down
counter 60 and counter 62(M). Thus down counter 60
is counted down at a 500 KHz rate as counter 62 is
stepped up at the same rate. Assuming that the time in-
terval 28 between hearbeat pulses 30 and 32 is exactly
one second, then 2500 pulses will be stored in counter
16, and thus strobed into down counter 60, since 2500
pulses per second are gated to interval counter 16.
Then at T4 as down counter 60 counts down 2500
pulses, zero detect gate 104 is enabled, producing a
negative going pulse (N) to reset flip-flops 54 and 74
through inputs 106 and 108 of NAND gates 110 and
112, respectively, and step heart rate counter 116 one
count through input 114. As flip-flop 54 is reset, set
output So(L) inhibits NAND gate 76 stopping flow of
500 KHz j)ulses to down counter 60 and 150,000
counter 62, which now contains a count of 2500. As
flip-flop 74 is reset, clock input C of flip-flop 76 is again
enabled by reset output Rl of flip-flop 74 and at T5 the
trailing edge 198 ofjhenext 500 KHz clock pulse 200
reset flip-flop 76. Reset putput Ro( J) enables input 82
of NAND gate 52 and applies a positive level (J) to
clock inpurC of flip-flop 54. The next 500 KHz clock
pulse 202 is gated through input 84 of NAND gate 52
as a strobe pulse 204 to input (K) of gate 66 to strobe
a second 2500 count into down counter 60. At T6 the
trailing edge 206 of clock pulses 202 clock flip-flop 76
to a set state. Set output So(I) sets flip-flops 74 and
clock input C of flip-flop 76 is once again inhibited by
reset output Ro of flip-flop 74. Reset output Ro(J) of
flip-flop 76 drops to zero to set flip-flop 54 through
clock input C. Set output So(L) enables NAND gate 96
to gate 500 KHz clock pulses to down counter 60 and
150,000 count counter 62. An identical sequence to
that just described occurs at T7, TB and T», and all sub-
sequent like countdown intervals unit 150,000 counter
62 reaches a count of 150,000, at Tn. In the above illus-
tration, after down counter 60 counts down 60 times,
counter 62 contains a count of 150,000, 60 x 2500 =
150,000. At the end of each down count, zero detect
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gate 104 steps heart rate counter 116 time. Thus
a count of 60 is contained in heart rate counter
116 at T. The compute cycle is completed at Tn
as end of operation gate 118 is enabled when counter.
62 reaches a full count of 150,000. Output (O)
of gate 118 goes true or positive, enabling clock in-
put C of flip-flop 120. The trailing edge 208 of the
next 500 KHz pulse 122 at T n+l , sets flip-flop
120. Set output So(P) goes true enabling clock
input C of flip-flop 124. Reset output Ro(Q) drops
to zero strobing information from heart rate counter
116 into heart rate storage register 142, where it
is immediately decoded and displayed by decode
and display circuitry 144 as a heart rate. At Tn+2
flip-flop 124 is set and flip-flop 120 is reset by trailing
edge 128 of clock pulse 130. Reset output Ro(S) resets
flip-flop 54 through input 138 of NAND gate 110 to
halt compute cycle. Set output So(R) applies a positive
system reset pulse to reset inputs 132, 134 and 136 of
21 stage binary counter 62, heartbeat interval counter
16 and heart rate counter 116. At Tn+3, trailing edge of
clock pulse 140 resets flip-flop 124. The system is now
prepared to read the next heart beat interval.
While the system described herein is specifically di-
rected to heart rate measurement on essentially a beat-
by-beat basis, where desired, heart rate averaging may
be achieved by dividing the heart beat input and 2.5
KHz clock frequency by the demoninator of the frac-
tion of a minute for which averaging is to occur. The
range of measurement of the system is for heart beats
in the range of approximately 36 to 200 heart beats per
minute but may be expanded by the use of higher fre-
quencies and larger registers.
While the 2.5 KHz rate for clocking counter 16 is em-
ployed in the present illustration of the invention it is
to be understood that this rate may be varied and typi-
cally would be within the range of 1.0 to 5.0 KHz. In
any such case the maximum or full count of counter 62
would be 60 times this rate. Similarly, while a specific
rate of 500 KHz is used to count down counter 60 and
count up counter 62, it is to be appreciated that this
may be varied and typically would be within the range
of 250 to 1000 KHz.
Generally the frequency fed to down counter 60 and
70 counter 62 would be at least 200 times higher than
the rate fed counter 16 in order to insure that a rate of
200 beats per minute could be computed between two
heart beats.
What is claimed is:
1. A cardiotachometer comprising:
sensing means responsive to a source of heart beats
for providing as an output a discrete pulse for each
heart beat;
a first souce of fixed frequency energy providing an
output of .a preselected frequency;
a first counter;
first gating means responsive to the output of said
sensing means for connecting the output of said
first source of fixed frequency energy to said first
counter during a first set of alternate periods be-
tween succeeding said pulses, whereby said
counter periodically registers a count proportional
to alternate periods between pulses;
a second said source of fixed frequency energy of
substantially higher frequency than said first source
of fixed frequency energy;
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a second'counter having a maximum count equal to
60 times the frequency in cycles per second of said
first source of fixed frequency energy;
a downcounter;
second gating means responsive to a zero count of 5
said down counter, alternate said pulses from said
sensing means, and less than a full count in said
second counter for connecting said second source
of fixed frequency energy to said down counter and
said second counter, whereby during a second set 10
of alternate periods between succeeding pulses said
down counter is counted down a number of times '
sufficient to produce a full count in said second
counter;
a third counter responsive to each zero count of said is
down counter for registering a count in said third
counter and thus a total count equal to the.said
number of said zero counts occurring between suc-
ceeding said pulses;
display, means; 20
full count sensing means responsive to a full count of
said second counter for transferring the count in
said third counter to said display means whereby
the count displayed is representative of heart rate.
2. A cardiotachometer as set forth in claim 1 wherein
said second source of fixed frequency energy is at least
200 times higher in frequency than the frequency of
said first source of fixed frequency energy.
3. A cardiotachometer as set forth in claim 2 wherein
said first gating means comprises a means for providing
alternate state outputs on the occurrence of succeeding
said pulses and an input of said second gating means is
connected to an output of said first gating means for
providing said alterante said pulses.
4. A cardiotachometer as set forth in claim 3 wherein
the frequency of said first source of fixed frequency en-
ergy is within the range of 1.0 to 5.0 KHz and the fre-
quency of said second source of fixed frequency energy
is within the range of 250 to 1,000 KHz.
5. A cardiotachometer as set forth in claim 4 wherein
said first source of fixed frequency energy comprises a
frequency divider responsive to said second source of
fixed frequency energy.
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